Design Verification
- IP and SOC level Verification Architecture development, Test Bench development
- Low power architecture and CPF/UPF flow setup
- System Verilog/Specman/UVM
- Functional verification signoff (code coverage, functional coverage, formal verification, assertion, Gate-level simulation)
- Power aware Gate level Simulation